

ELECTRICAL CHARACTERISTICS


The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^\circ\text{C}$. Commercial Grade 0°C to 70°C . $V_{IN} = 1.1\text{V}$, $V_{SDIR} = 1.1\text{V}$, $V_{SDIR} = V_{IN}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Shutdown Pin Current	$V_{SDIR} = 1.1\text{V}$ $V_{SDIR} = 6\text{V}$ $V_{SDIR} = 0\text{V}$	● ● ●	2 20 0.01	5 35 0.1	μA
	LBI Threshold Voltage		196 194	200 200	204 206	mV
	LBO Output Low	$I_{SINK} = 50\mu\text{A}$	●	0.1	0.25	V
	LBO Leakage Current	$V_{LBI} = 250\text{mV}$, $V_{LBO} = 5\text{V}$	●	0.01	0.1	μA
	LBI Input Bias Current (Note 5)	$V_{LBI} = 150\text{mV}$		33	100	nA
	Low-Battery Detector Gain			3000		V/V
	Switch Leakage Current	$V_{SW} = 5\text{V}$	●	0.01	10	μA

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^\circ\text{C}$. Industrial Grade -40°C to 85°C . $V_{IN} = 1.2\text{V}$, $V_{SDIR} = V_{IN}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_Q	Quiescent Current	Not Switching, LT1308A Switching, LT1308B $V_{SDIR} = 0\text{V}$ (LT1308A/LT1308B)	● ● ●	140 2.5 0.01	240 4 1	μA mA μA
V_{FB}	Feedback Voltage		1.19	1.22	1.25	V
I_B	FB Pin Bias Current	(Note 3)	●	27	80	nA
	Reference Line Regulation	$1.1\text{V} \leq V_{IN} \leq 2\text{V}$ $2\text{V} \leq V_{IN} \leq 10\text{V}$	● ●	0.05 0.01	0.4 0.2	%/V %/V
	Minimum Input Voltage			0.92	1	V
I_m	Error Amp Transconductance	$\Delta I = 5\mu\text{A}$		60		μmhos
A_v	Error Amp Voltage Gain			100		V/V
f_{OSC}	Switching Frequency		●	500	600	kHz
	Maximum Duty Cycle		●	82	90	%
	Switch Current Limit	Duty Cycle = 30% (Note 4)		2	3	A
	Switch V_{CESAT}	$I_{SW} = 2\text{A}$ (25°C , -40°C), $V_{IN} = 1.5\text{V}$ $I_{SW} = 2\text{A}$ (85°C), $V_{IN} = 1.5\text{V}$		290 330	350 400	mV
	Burst Mode Operation Switch Current Limit (LT1308A)	$V_{IN} = 2.5\text{V}$, Circuit of Figure 1		400		mA
	Shutdown Pin Current	$V_{SDIR} = 1.1\text{V}$ $V_{SDIR} = 6\$				

TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

SO-8 Package

V_C (Pin 1): Compensation Pin for Error Amplifier. Connect a series RC from this pin to ground. Typical values are 47kΩ and 100pF. Minimize trace area at V_C.

FB (Pin 2): Feedback Pin. Reference voltage is 1.22V. Connect resistive divider tap here. Minimize trace area at FB. Set V_{OUT} according to: $V_{OUT} = 1.22V(1 + R1/R2)$.

SHDN (Pin 3): Shutdown. Ground this pin to turn off switcher. To enable, tie to 1V or more. SHDN does not need to be at V_{IN} to enable the device.

GND (Pin 4): Ground. Connect directly to local ground plane. Ground plane should enclose all components associated with the LT1308. PCB copper connected to Pin 4 also functions as a heat sink. Maximize this area to keep chip heating to a minimum.

SW (Pin 5): Switch Pin. Connect inductor/diode here. Minimize trace area at this pin to keep EMI down.

V_{IN} (Pin 6): Supply Pin. Must have local bypass capacitor right at the pin, connected directly to ground.

LBI (Pin 7): Low-Battery Detector Input. 200mV reference. Voltage on LBI must stay between -100mV and 1V. Low-battery detector does not function with SHDN pin grounded. Float LBI pin if not used.

LB0 (Pin 8): Low-Battery Detector Output. Open collector, can sink 50µA. A 220kΩ pull-up is recommended. LB0 is high impedance when SHDN is grounded.

TSSOP Package

V_C (Pin 1): Compensation Pin for Error Amplifier. Connect a series RC from this pin to ground. Typical values are 47kΩ and 100pF. Minimize trace area at V_C.

FB (Pin 2): Feedback Pin. Reference voltage is 1.22V. Connect resistive divider tap here. Minimize trace area at FB. Set V_{OUT} according to: $V_{OUT} = 1.22V(1 + R1/R2)$.

SHDN (Pin 3): Shutdown. Ground this pin to turn off switcher. To enable, tie to 1V or more. SHDN does not need to be at V_{IN} to enable the device.

GND (Pins 4, 5, 6, 7): Ground. Connect directly to local ground plane. Ground plane should enclose all components associated with the LT1308. PCB copper connected to these pins also functions as a heat sink. Connect all pins to ground copper to get the best heat transfer. This keeps chip heating to a minimum.

BLOCK DIAGRAMS




Figure 2a. LT1308A/LT1308B Block Diagram (SO-8 Package)




Figure 2b. LT1308A/LT1308B Block Diagram (TSSOP Package)

APPLICATIONS INFORMATION

OPERATION

The LT1308A combines a current mode, fixed frequency PWM architecture with Burst Mode micropower operation to maintain high efficiency at light loads. Operation can be best understood by referring to the block diagram in Figure 2. Q1 and Q2 form a bandgap reference core whose loop is closed around the output of the converter. When V_{IN} is 1V, the feedback voltage of 1.22V, along with an 80mV drop across R5 and R6, forward biases Q1 and Q2's base collector junctions to 300mV. Because this is not enough to saturate either transistor, FB can be at a higher voltage than V_{IN} . When there is no load, FB rises slightly above 1.22V, causing V_C (the error amplifier's output) to decrease. When V_C reaches the bias voltage on hysteretic comparator A1, A1's output goes low, turning off all circuitry except the input stage, error amplifier and low-battery detector. Total current consumption in this state is 140µA. As output loading causes the FB voltage to decrease, A1's output goes high, enabling the rest of the IC. Switch current is limited to approximately 400mA initially after A1's output goes high. If the load is light, the output voltage (and FB voltage) will increase until A1's output goes low, turning off the rest of the LT1308A. Low frequency ripple voltage appears at the output. The ripple frequency is dependent on load current and output capacitance. This Burst Mode operation keeps the output regulated and reduces average current into the IC, resulting in high efficiency even at load currents of 1mA or less.

If the output load increases sufficiently, A1's output remains high, resulting in continuous operation. When the LT1308A is running continuously, peak switch current is controlled by V_C to regulate the output voltage. The switch is turned on at the beginning of each switch cycle. When the summation of a signal representing switch current and a ramp generator (introduced to avoid subharmonic oscillations at duty factors greater than 50%) exceeds the V_C signal, comparator A2 changes state, resetting the flip-flop and turning off the switch. Output voltage increases as switch current is increased. The output, attenuated by a resistor divider, appears at the FB pin, closing the overall loop. Frequency compensation is provided by an external series RC network connected between the V_C pin and ground.

Low-battery detector A4's open-collector output (LBO) pulls low when the LBI pin voltage drops below 200mV. There is no hysteresis in A4, allowing it to be used as an amplifier in some applications. The entire device is disabled when the SHDN pin is brought low. To enable the converter, SHDN must be at 1V or greater. It need not be tied to V_{IN} as on the LT1308.

The LT1308B differs from the LT1308A in that there is no hysteresis in comparator A1. Also, the bias point on A1 is set lower than on the LT1308B so that switching can occur at inductor current less than 100mA. Because A1 has no hysteresis, there is no Burst Mode operation at light loads and the device continues switching at constant frequency. This results in the absence of low frequency output voltage ripple at the expense of efficiency.

The difference between the two devices is clearly illustrated in Figure 3. The top two traces in Figure 3 shows an LT1308A/LT1308B circuit, using the components indicated in Figure 1, set to a 5V output. Input voltage is 3V. Load current is stepped from 50mA to 800mA for both circuits. Low frequency Burst Mode operation voltage ripple is observed on Trace A, while none is observed on Trace B.

APPLICATIONS INFORMATION

Waveforms for a LT1308B 5V to 12V boost converter using a 10 μ F ceramic output capacitor are pictured in Figures 4 and 5. In Figure 4, the converter is operating in continuous mode, delivering a load current of approximately 500mA. The top trace is the output. The voltage increases as inductor current is dumped into the output capacitor during the switch off time, and the voltage decreases when the switch is on. Ripple voltage is in this case due to capacitance, as the ceramic capacitor has little ESR. The middle trace is the switch voltage. This voltage alternates between a V_{CESAT} and V_{OUT} plus the diode drop. The lower trace is the switch current. At the beginning of the switch cycle, the current is 1.2A. At the end of the switch on time, the current has increased to 2A, at which point the switch turns off and the inductor current flows into the output capacitor through the diode. Figure 5 depicts converter waveforms at a light load. Here the converter operates in discontinuous mode. The inductor current reaches zero during the switch off time, resulting in some ringing at the switch node. The ring frequency is set by switch capacitance, diode capacitance and inductance. This ringing has little energy, and its sinusoidal shape suggests it is free from harmonics. Minimizing the copper area at the switch node will prevent this from causing interference problems.




Figure 4. 5V to 12V Boost Converter Waveforms in Continuous Mode. 10 μ F Ceramic Capacitor Used at Output




Figure 5. Converter Waveforms in Discontinuous Mode

LAYOUT HINTS

The LT1308A/LT1308B switch current at high speed, mandating careful attention to layout for proper performance. *You will not get advertised performance with careless layout.* Figure 6 shows recommended component placement for an SO-8 package boost (step-up) converter. Follow this closely in your PC layout. Note the direct path of the switching loops. Input capacitor C1 must be placed close (<5mm) to the IC package. As little as 10mm of wire or PC trace from C_{IN} to V_{IN} will cause problems such as inability to regulate or oscillation.

The negative terminal of output capacitor C2 should tie close to the ground pin(s) of the LT1308A/LT1308B. Doing this reduces dI/dt in the ground copper which keeps high frequency spikes to a minimum. The DC/DC converter ground should tie to the PC board ground plane at one place only, to avoid introducing dI/dt in the ground plane.




Figure 6. Recommended Component Placement for SO-8 Package Boost Converter. Note Direct High Current Paths Using Wide PC Traces. Minimize Trace Area at Pin 1 (V_{IN}) and Pin 2 (FB). Use Multiple Vias to Tie Pin 4 Copper to Ground Plane. Use Vias at One Location Only to Avoid Introducing Switching Currents into the Ground Plane

Figure 7 shows recommended component placement for a boost converter using the TSSOP package. Placement is similar to the SO-8 package layout.

APPLICATIONS INFORMATION




Figure 7. Recommended Component Placement for TSSOP Boost Converter. Placement is Similar to Figure 4.




Figure 8. SEPIC (Single-Ended Primary Inductance Converter) Converts 3V to

APPLICATIONS INFORMATION

SHDN PIN

The LT1308A/LT1308B $\overline{\text{SHDN}}$ pin is improved over the LT1308. The pin does not require tying to V_{IN} to enable the device, but needs only a logic level signal. The voltage on the $\overline{\text{SHDN}}$ pin can vary from 1V to 10V independent of V_{IN} . Further, floating this pin has the same effect as grounding, which is to shut the device down, reducing current drain to 1 μA or less.

LOW-BATTERY DETECTOR

The low-battery detector on the LT1308A/LT1308B features improved accuracy and drive capability compared to the LT1308. The 200mV reference has an accuracy of $\pm 2\%$ and the open-collector output can sink 50 μA . The LT1308A/LT1308B low-battery detector is a simple PNP input gain stage with an open-collector NPN output. The negative input of the gain stage is tied internally to a 200mV reference. The positive input is the LBI pin. Arrangement as a low-battery detector is straightforward. Figure 10 details hookup. R1 and R2 need only be low enough in value so that the bias current of the LBI pin doesn't cause large errors. For R2, 100k is adequate. The 200mV reference can also be accessed as shown in Figure 11.




Figure 10. Setting Low-Battery Detector Trip Point




Figure 11. Accessing 200mV Reference

A cross plot of the low-battery detector is shown in Figure 12. The LBI pin is swept with an input which varies from 195mV to 205mV, and LBO (with a 100k pull-up resistor) is displayed.




Figure 12. Low-Battery Detector Input/Output Characteristic

START-UP

The LT1308A/LT1308B can start up into heavy loads, unlike many CMOS DC/DC converters that derive operating voltage from the output (a technique known as "bootstrapping"). Figure 13 details start-up waveforms of Figure 1's circuit with a 20 Ω load and V_{IN} of 1.5V. Inductor current rises to 3.5A as the output capacitor is charged. After the output reaches 5V, inductor current is about 1A. In Figure 14, the load is 5 Ω and input voltage is 3V. Output voltage reaches 5V in 500 μs after the device is enabled. Figure 15 shows start-up behavior of Figure 5's SEPIC circuit, driven from a 9V input with a 10 Ω load. The output reaches 5V in about 1ms after the device is enabled.





Figure 13. 5V Boost Converter of Figure 1. Start-Up from 1.5V Input into 20 Ω Load

APPLICATIONS INFORMATION



APPLICATIONS INFORMATION




Figure 17. Start-Up Waveforms of Figure 16's Circuit without Soft-Start Components




Figure 18. Start-Up Waveforms of Figure 16's Circuit with Soft-Start Components Added

COMPONENT SELECTION

Diodes

We have found ON Semiconductor MBR5130 and International Rectifier 10BQ015 to perform well. For applications where V_{OUT} exceeds 30V, use 40V diodes such as MBR5140 or 10BQ040.

Height limited applications may benefit from the use of the MBRM120. This component is only 1mm tall and offers performance similar to the MBR5130.

Inductors

Suitable inductors for use with the LT1308A/LT1308B must fulfill two requirements. First, the inductor must be able to handle current of 2A steady-state, as well as support transient and start-up current over 3A without inductance decreasing by more than 50% to 60%. Second, the DCR of the inductor should have low DCR, under 0.05Ω

so that copper loss is minimized. Acceptable inductance values range between 2μH and 20μH, with 4.7μH best for most applications. Lower value inductors are physically smaller than higher value inductors for the same current capability.

Table 1 lists some inductors we have found to perform well in LT1308A/LT1308B application circuits. This is not an exclusive list.

Table 1

VENDOR	PART NO.	VALUE	PHONE NO.
Murata	LOH6C4R7	4.7μH	770-436-1300
Sumida	CDRH734R7	4.7μH	847-956-0666
Coiltronics	CTX5-1	5μH	561-241-7876
Coilcraft	LP02506B-472	4.7μH	847-639-6400

Capacitors

Equivalent Series Resistance (ESR) is the main issue regarding selection of capacitors, especially the output capacitors.

The output capacitors specified for use with the LT1308A/LT1308B circuits have low ESR and are specifically designed for power supply applications. Output voltage ripple of a boost converter is equal to ESR multiplied by switch current. The performance of the AVXTPSD227M006 220μF tantalum can be evaluated by referring to Figure 3. When the load is 800mA, the peak switch current is approximately 2A. Output voltage ripple is about 60mVp-p, so the ESR of the output capacitor is 60mV/2A or 0.03Ω. Ripple can be further reduced by paralleling ceramic units.

Table 2 lists some capacitors we have found to perform well in the LT1308A/LT1308B application circuits. This is not an exclusive list.

Table 2

VENDOR	SERIES	PART NO.	VALUE	PHONE NO.
AVX	TPS	TPSD227M006	220μF, 6V	803-448-9411
AVX	TPS	TPSD107M010	100μF, 10V	803-448-9411
Taiyo Yuden	X5R	LMK432B1		

FEATURES

- Charger Input Voltage May Be Higher, Equal to or Lower Than Battery Voltage
- Charges Any Number of Cells Up to 30V*
- 1% Voltage Accuracy for Rechargeable Lithium Batteries
- 100mV Current Sense Voltage for High Efficiency
- Battery Can Be Directly Grounded
- 500kHz Switching Frequency Minimizes Inductor Size
- Charging Current Easily Programmable or Shut Down

APPLICATIONS

- Battery Charging of NiCd, NiMH, Lead-Acid or Lithium Rechargeable Cells
- Precision Current Limited Power Supply
- Constant-Voltage/Constant-Current Supply
- Transducer Excitation

*Maximum Input Voltage = 40V - V_{sat}


DESCRIPTION

The LT[®]1512 is a 500kHz current mode switching regulator specially configured to create a constant-current/constant-voltage battery charger. In addition to the usual voltage feedback mode, it has a current sense feedback circuit for accurately controlling output current of a flyback or SEPIC (Single-Ended Primary Inductance Converter) topology charger. These topologies allow the current sense circuit to be ground referred and completely separated from the battery itself, simplifying battery switching and system grounding problems. In addition, these topologies allow charging even when the input voltage is lower than the battery voltage.

Maximum switch current on the LT1512 is 1.5A. This allows battery charging currents up to 1A for a single lithium-ion cell. Accuracy of 1% in constant-voltage mode is perfect for lithium battery applications. Charging current can be easily programmed for all battery types.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION




*1 A, L1 IS TWO 33µH INDUCTORS ON A SINGLE INDUCTOR COILTRONICS GP333 S

**10KIN CERAMIC 1E25V5U 0205 F

Figure 1. SEPIC Charger with 0.5A Output Current

Maximum Charging Current



ACTUAL PROGRAMMED CHARGING CURRENT WILL BE INDEPENDENT OF INPUT VOLTAGE AND BATTERY VOLTAGE IF IT DOES NOT EXCEED THE VALUES SHOWN. THESE ARE ELECTRICAL LIMITATIONS BASED ON MAXIMUM SWITCH CURRENT. PACKAGE THERMAL LIMITATIONS MAY REDUCE MAXIMUM CHARGING CURRENT. SEE APPLICATIONS INFORMATION.

LT1512

ABSOLUTE MAXIMUM RATINGS

Input Voltage	30V
Switch Voltage	40V

ELECTRICAL CHARACTERISTICS

$V_{IN} = 5V$, $V_C = 0.6V$, $V_{FB} = V_{REF}$, $I_{FB} = 0V$, V_{SW} and S/S pins open, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{SAT}	Output Switch ON Resistance	$I_{SW} = 2A$	●	0.5	0.8	Ω
I_{LIM}	Switch Current Limit	Duty Cycle = 50% Duty Cycle = 80% (Note 1)	● ●	1.9 1.7	2.7 2.5	A
ΔI_{IN} ΔI_{SW}	Supply Current Increase During Switch ON Time			15	25	mA/A
	Control Voltage to Switch Current Transconductance			2		A/V
	Minimum Input Voltage		●	2.4	2.7	V
I_O	Supply Current	$2.7V \leq V_{IN} \leq 25V$	●	4	5.5	mA
	Shutdown Supply Current	$2.7V \leq V_{IN} \leq 25V$, $V_{SS} \leq 0.6V$ $0^\circ C \leq T_J \leq 125^\circ C$ $-40^\circ C \leq T_J \leq 0^\circ C$ (LT1512)	●	12	30 50	μA μA
	Shutdown Threshold	$2.7V \leq V_{IN} \leq 25V$	●	0.6	1.3	V
	Shutdown Delay		●	5	12	μs
	S/S Pin Input Current	$0V \leq V_{SS} \leq 5V$	●	-10	15	μA
	Synchronization Frequency Range		●	600	800	kHz

The ● denotes specifications which apply over the full operating temperature range.

Note 1: For duty cycles (DC) between 50% and 85%, minimum guaranteed switch current is given by $I_{LIM} = 0.667(2.75 - DC)$.

Note 2: The I_{FB} pin is served to its regulating state with $V_C = 0.8V$.

Note 3: Commercial devices are guaranteed over $0^\circ C$ to $125^\circ C$ junction temperature range and $0^\circ C$ to $70^\circ C$ ambient temperature range. These parts are also designed, characterized and expected to operate over the $-20^\circ C$ to $85^\circ C$ extended ambient temperature range, but are not tested at $-20^\circ C$ or $85^\circ C$. Devices with full guaranteed electrical specifications over


the ambient temperature range $-40^\circ C$ to $85^\circ C$ are available as industrial parts with an "I" suffix.

Maximum allowable ambient temperature may be limited by power dissipation. Parts may not necessarily be operated simultaneously at maximum power dissipation and maximum ambient temperature.


Temperature rise calculations must be done as shown in the Applications Information section to ensure that maximum junction temperature does not exceed $125^\circ C$ limit. With high power dissipation, maximum ambient temperature may be less than $70^\circ C$.

TYPICAL PERFORMANCE CHARACTERISTICS

Switch Saturation Voltage vs Switch Current



Switch Current Limit vs Duty Cycle



PIN FUNCTIONS

be connected directly to the GND S pin or to the ground plane close to the point where the GND S pin is connected. **V_{SW}**: The switch pin is the collector of the power switch, carrying up to 1.5A of current with fast rise and fall times. Keep the traces on this pin as short as possible to minimize

radiation and voltage spikes. In particular, the path in Figure 1 which includes SW to C2, D1, C1 and around to the LT1512 ground pin should be as short as possible to minimize voltage spikes at switch turn-off.

BLOCK DIAGRAM




Figure 2

OPERATION

The LT1512 is a current mode switcher. This means that switch duty cycle is directly controlled by switch current rather than by output voltage or current. Referring to the Block Diagram, the switch is turned "on" at the start of each oscillator cycle. It is turned "off" when switch current reaches a predetermined level. Control of output voltage and current is obtained by using the output of a dual feedback voltage sensing error amplifier to set switch current trip level. This technique has the advantage of simplified loop frequency compensation. A low dropout internal regulator provides a 2.3V supply for all internal circuitry on the LT1512. This low dropout design allows input voltage to vary from 2.7V to 25V. A 500kHz oscillator

is the basic clock for all internal timing. It turns "on" the output switch via the logic and driver circuitry. Special adaptive antisat circuitry detects onset of saturation in the power switch and adjusts driver current instantaneously to limit switch saturation. This minimizes driver dissipation and provides very rapid turn-off of the switch.

A unique error amplifier design has two inverting inputs which allow for sensing both output voltage and current. A 1.245V bandgap reference biases the noninverting input. The first inverting input of the error amplifier is brought out for positive output voltage sensing. The second inverting input is driven by a "current" amplifier which is sensing output current via an external current sense resistor. The

OPERATION

current amplifier is set to a fixed gain of -12.5 which provides a -100mV current limit sense voltage.

The error signal developed at the amplifier output is brought out externally and is used for frequency compensation. During normal regulator operation this pin sits at a

APPLICATIONS INFORMATION

The LT1512 is an IC battery charger chip specifically optimized to use the SEPIC converter topology. The SEPIC topology has unique advantages for battery charging. It will operate with input voltages above, equal to or below the battery voltage, has no path for battery discharge when turned off and eliminates the snubber losses of flyback designs. It also has a current sense point that is ground referred and need not be connected directly to the battery. The two inductors shown are actually just two identical windings on one inductor core, although two separate inductors can be used.

A current sense voltage is generated with respect to ground across R3 in Figure 1. The average current through R3 is always identical to the current delivered to the battery. The LT1512 current limit loop will servo the voltage across R3 to -100mV when the battery voltage is below the voltage limit set by the output divider R1/R2. Constant current charging is therefore set at 100mV/R3. R4 and C4 filter the current signal to deliver a smooth feedback voltage to the I_{FB} pin. R1 and R2 form a divider for battery voltage sensing and set the battery float voltage. The suggested value for R2 is 12.4k. R1 is calculated from:

$$R1 = \frac{R2(V_{BAT} - 1.245)}{1.245 + R2(0.3\mu A)}$$

V_{BAT} = battery float voltage
0.3μA = typical FB pin bias current

A value of 12.4k for R2 sets divider current at 100μA. This is a constant drain on the battery when power to the charger is off. If this drain is too high, R2 can be increased to 41.2k, reducing divider current to 30μA. This introduces an addi-

tional uncorrectable error to the constant voltage float mode of about ±0.5% as calculated by:

$$V_{BAT} \text{ Error} = \frac{\pm 0.15\mu A(R1)(R2)}{1.245(R1 + R2)}$$

±0.15μA = expected variation in FB bias current around the nominal 0.3μA typical value.

With R2 = 41.2k and R1 = 228k, (V_{BAT} = 8.2V), the error due to variations in bias current would be ±0.42%.

A second option is to disconnect the voltage divider with a small NMOS transistor as shown in Figure 3. To ensure adequate drive to the transistor (even when the V_{IN} voltage is at its lowest operating point of 2.4V), the FET gate is driven with a peak detected voltage via D2. Note that there are two connections for D2. The L1 A connection must be used if the voltage divider is set for less than 3.5V (fully charged battery). Gate drive is equal to battery voltage *plus* input voltage. The disadvantage of this connection is that Q1 will still be "on" if the V_{IN} voltage is active and the charger is shut down via the S/S pin. The L1 B connection allows Q1 to turn off when V_{IN} is off or when shutdown is initiated, but the reduced gate drive (=V_{BAT}) is not adequate to ensure a Q1 on-state for fully charged battery voltages less than 3.5V. Do not substitute for Q1 unless the new device has adequate V_{GS} maximum rating, especially if D2 is connected to L1A. C6 filters the gate drive and R5 pulls the gate low when switching stops.

Disconnecting the divider leaves only D1 diode leakage as a battery drain. See Diode Selection for a discussion of diode leakage.

High Current Micropower Synchronous Buck-Boost DC/DC Converter

FEATURES

- Regulated Output with Input Above, Below or Equal to the Output
- Single Inductor, No Schottky Diodes
- High Efficiency: Up to 95%
- 25µA Quiescent Current in Burst Mode® Operation
- Up to 1.2A Continuous Output Current from a Single Lithium-Ion
- True Output Disconnect in Shutdown
- 2.4V to 5.5V Input Range
- 2.4V to 5.25V Output Range
- 1MHz Fixed Frequency Operation
- Synchronizable Oscillator
- Selectable Burst Mode or Fixed Frequency Operation
- <1µA Quiescent Current in Shutdown
- Small, Thermally Enhanced 12-Lead (4mm × 3mm) DFN package


APPLICATIONS

- Handheld Computers
- Handheld Instruments
- MP3 Players
- Digital Cameras

LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation.

TYPICAL APPLICATION

Li-Ion to 3.3V at 1A Buck-Boost Converter



*1 = Burst Mode Operation
COUT: TAIYO YUDEN, MK22B106MG
0 = FIXED FREQUENCY
L1: TOKO A616CY-4RTM

ABSOLUTE MAXIMUM RATINGS

(Notes 1)

VIN, VOUT Voltage -0.3V to 6V

SW1, SW2 Voltage

DC

Pulsed < 100ns -0.3V to 6V


SHDN/SS, MODE/SYNC Voltage -0.3V to 7V

Operating Temperature Range (Note 2) -40°C to 85°C

Maximum Junction Temperature (Note 4) 125°C

Storage Temperature Range -65°C to 125°C

PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER
	LTC3441EDE	
DE PART MARKING		3441

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN = VOUT = 3.6V, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Start-Up Voltage		●	2.3	2.4	V
Output Voltage Adjust Range		●	2.4	5.25	V
Feedback Voltage		●	1.19	1.22	V
Feedback Input Current	VFB = 1.22V		1	50	nA
Quiescent Current—Burst Mode Operation	VC = 0V, MODE/SYNC = 3V (Note 3)		25	40	nA
Quiescent Current—SHDN	SHDN = 0V, Not including Switch Leakage		0.1	1	µA
Quiescent Current—Active	MODE/SYNC = 0V (Note 3)		520	900	µA
MOS Switch Leakage	Switches B and C		0.1	7	µA
PMOS Switch Leakage	Switches A and D		0.1	10	µA
PMOS Switch On Resistance	Switches B and C		0.10		Ω
PMOS Switch On Resistance	Switches A and D		0.11		Ω
Input Current Limit		●	2	3.2	A
Max Duty Cycle	Boost (% Switch C On) Buck (% Switch A In)	● ●	70 100		%
Min Duty Cycle		●		0	%
Frequency Accuracy		●	0.85	1	1.15
MODE/SYNC Threshold		●	0.4	1.4	V
MODE/SYNC Input Current	VMODE/SYNC = 5.5V		0.01	1	µA
Error Amp AVOL			90		dB
Error Amp Source Current			14		µA
Error Amp Sink Current			300		µA
SHDN/SS Threshold	When IC is Enabled	●	0.4	1	1.4
SHDN/SS Threshold	When EA is at Max Boost Duty Cycle		2	2.4	V
SHDN/SS Input Current	VSHDN = 5.5V		0.01	1	µA



ELECTRICAL CHARACTERISTICS

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: The LTC3441E is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: Current measurements are performed when the outputs are not switching.


TYPICAL PERFORMANCE CHARACTERISTICS




Load Transient Response,
100mA to 1A



Switch Pins in Buck-Boost Mode




Switch Pins Entering
Buck-Boost Mode




TYPICAL PERFORMANCE CHARACTERISTICS


Switch Pins Before Entering
Boost Mode




Active Quiescent Current




Feedback Voltage




Burst Mode Quiescent Current




Feedback Voltage Line Regulation




Error Amp Source Current




Error Amp Sink Current




Output Frequency



Current Limit



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

SHDN/SS (Pin 1): Combined Soft-Start and Shutdown. Applied voltage < 0.4V shuts down the IC. Tie to >1.4V to enable the IC and >2.4V to ensure the error amp is not clamped from soft-start. An RC from the shutdown command signal to this pin will provide a soft-start function by limiting the rise time of the V_C pin.

GND (Pin 2): Signal Ground for the IC.

PGND (Pins 3, 6, 13 Exposed Pad): Power Ground for the Internal NMOS Power Switches

SW1 (Pin 4): Switch pin where the internal switches A and B are connected. Connect inductor from SW1 to SW2. An optional Schottky diode can be connected from this SW1 to ground. Minimize trace length to keep EMI down.

SW2 (Pin 5): Switch pin where the internal switches C and D are connected. An optional Schottky diode can be connected from SW2 to V_{OUT} (it is required where $V_{OUT} > 4.3V$). Minimize trace length to keep EMI down.

MODE/SYNC (Pin 7): Burst Mode Select and Oscillator Synchronization.

MODE/SYNC = High: Enable Burst Mode Operation. During the period where the IC is supplying energy to the output, the inductor peak inductor current will reach 0.8A and return to zero current on each cycle. In Burst Mode operation the operation is variable frequency, which provides a significant efficiency improvement at

$$f_{OSC} = f_{SYNC}/2$$

V_{OUT} (Pin 8): Output of the Synchronous Rectifier. A filter capacitor is placed from V_{OUT} to GND. A ceramic bypass capacitor is recommended as close to the V_{OUT} and GND pins as possible.


PV_{IN} (Pin 9): Power V_{IN} Supply Pin. A 10μF ceramic capacitor is recommended as close to the PV_{IN} and PGND pins as possible.

V_{IN} (Pin 10): Input Supply Pin. Internal V_{CC} for the IC.

V_C (Pin 11): Error Amp Output. A frequency compensation network is connected from this pin to the FB pin to compensate the loop. See the section "Compensating the Feedback Loop" for guidelines.

FB (Pin 12): Feedback Pin. Connect resistor divider tap here. The output voltage can be adjusted from 2.4V to 5.25V. The feedback reference voltage is typically 1.22V.

BLOCK DIAGRAM



OPERATION

The LTC3441 provides high efficiency, low noise power for applications such as portable instrumentation. The LTC proprietary topology allows input voltages above, below or equal to the output voltage by properly phasing the output switches. The error amp output voltage on the V_C pin determines the output duty cycle of the switches. Since the V_C pin is a filtered signal, it provides rejection of frequencies from well below the switching frequency. The low $R_{DS(on)}$, low gate charge synchronous switches provide high frequency pulse width modulation control at high efficiency. Schottky diodes across the synchronous switch D and synchronous switch B are not required, but provide a lower drop during the break-before-make time (typically 15ns). The addition of the Schottky diodes will improve peak efficiency by typically 1% to 2%. High efficiency is achieved at light loads when Burst Mode operation is entered and when the IC's quiescent current is a low 25µA.

LOW NOISE FIXED FREQUENCY OPERATION

Oscillator

The frequency of operation is factory trimmed to 1MHz. The oscillator can be synchronized with an external clock applied to the MODE/SYNC pin. A clock frequency of twice the desired switching frequency and with a pulse width of at least 100ns is applied. The oscillator sync range is 1.15MHz to 1.7MHz (2.3MHz to 3.4MHz sync frequency).

Error Amp

The error amplifier is a voltage mode amplifier. The loop compensation components are configured around the amplifier to obtain stability of the converter. The SHDN/SS pin will clamp the error amp output, V_C , to provide a soft-start function.

Supply Current Limit

The current limit amplifier will shut PMOS switch A off once the current exceeds 4A typical. Before the switch current limit, the average current limit amp (3.2A typical) will source current into the FB pin to drop the output voltage. The current amplifier delay to output is typically 50ns.

Reverse Current Limit

The reverse current limit amplifier monitors the inductor current from the output through switch D. Once a negative inductor current exceeds -800mA typical, the IC will shut off switch D.

Output Switch Control

Figure 1 shows a simplified diagram of how the four internal switches are connected to the inductor, V_{IN} , V_{OUT} and GND. Figure 2 shows the regions of operation for the LTC3441 as a function of the internal control voltage, V_C . The V_C voltage is a level shifted voltage from the output of the error amp (V_C pin) (see Figure 5). The output switches are properly phased so the transfer between operation modes is continuous, filtered and transparent to the user. When V_{IN} approaches V_{OUT} , the Buck/Boost region is reached where the conduction time of the four switch region is typically 150ns. Referring to Figures 1 and 2, the various regions of operation will now be described.




Figure 1. Simplified Diagram of Output Switches




Figure 2. Switch Control vs Internal Control Voltage, V_C

OPERATION

Buck Region ($V_{IN} > V_{OUT}$)

Switch D is always on and switch C is always off during this mode. When the internal control voltage, V_C , is above voltage V1, output A begins to switch. During the off time of switch A, synchronous switch B turns on for the remainder of the time. Switches A and B will alternate similar to a typical synchronous buck regulator. As the control voltage increases, the duty cycle of switch A increases until the maximum duty cycle of the converter in Buck mode reaches D_{MAX_BUCK} , given by:

$$D_{MAX_BUCK} = 100 - D4SW\%$$

where $D4SW$ = duty cycle % of the four switch range.

$$D4SW = (150ns \cdot f) \cdot 100\%$$

where f = operating frequency, Hz.

Beyond this point the "four switch," or Buck/Boost region is reached.

Buck/Boost or Four Switch ($V_{IN} - V_{OUT}$)

When the internal control voltage, V_C , is above voltage V2, switch pair AD remain on for duty cycle D_{MAX_BUCK} , and the switch pair AC begins to phase in. As switch pair AC phases in, switch pair BD phases out accordingly. When the V_C voltage reaches the edge of the Buck/Boost range, at voltage V3, the AC switch pair completely phase out the BD pair, and the boost phase begins at duty cycle $D4SW$.

The input voltage, V_{IN} , where the four switch region begins is given by:

$$V_{IN} = \frac{V_{OUT}}{1 - (150ns \cdot f)} V$$

The point at which the four switch region ends is given by:

$$V_{IN} = V_{OUT}(1 - D) = V_{OUT}(1 - 50ns \cdot f) V$$

Boost Region ($V_{IN} < V_{OUT}$)

Switch A is always on and switch B is always off during this mode. When the internal control voltage, V_C , is above

voltage V3, switch pair CD will alternately switch to provide a boosted output voltage. This operation is typical to a synchronous boost regulator. The maximum duty cycle of the converter is limited to 88% typical and is reached when V_C is above V4.

Burst Mode OPERATION

Burst Mode operation is when the IC delivers energy to the output until it is regulated and then goes into a sleep mode where the outputs are off and the IC is consuming only 25µA. In this mode the output ripple has a variable frequency component that depends upon load current.

During the period where the device is delivering energy to the output, the peak current will be equal to 800mA typical and the inductor current will terminate at zero current for each cycle. In this mode the typical maximum average output current is given by:

$$I_{OUT(MAX)BURST} = \frac{0.2 \cdot V_{IN}}{V_{OUT} + V_{IN}} A$$

Burst Mode operation is user controlled, by driving the MODE/SYNC pin high to enable and low to disable.

The peak efficiency during Burst Mode operation is less than the peak efficiency during fixed frequency because the part enters full-time 4-switch mode (when servicing the output) with discontinuous inductor current as illustrated in Figures 3 and 4. During Burst Mode operation, the control loop is nonlinear and cannot utilize the control voltage from the error amp to determine the control mode, therefore full-time 4-switch mode is required to maintain the Buck/Boost function. The efficiency below 1mA becomes dominated primarily by the quiescent current and not the peak efficiency. The equation is given by:

$$\text{Efficiency Burst} = \frac{(\eta_{bm}) \cdot I_{LOAD}}{25\mu A + I_{LOAD}}$$

where (η_{bm}) is typically 75% during Burst Mode operation.

OPERATION

Burst Mode Operation to Fixed Frequency Transient Response

When transitioning from Burst Mode operation to fixed frequency, the system exhibits a transient since the modes of operation have changed. For most systems this transient is acceptable, but the application may have stringent input current and/or output voltage requirements that dictate a broad-band voltage loop to minimize the transient. Lowering the DC gain of the loop will facilitate the task (5M from FB to V_C) at the expense of DC load regulation. Type 3 compensation is also recommended to broad band the loop and roll off past the two pole response of the LC of the converter (see Closing the Feedback Loop).

SOFT-START

The soft-start function is combined with shutdown. When the SHDN/VSS pin is brought above typically 1V, the IC is enabled but the EA duty cycle is clamped from the V_{CC} pin. A detailed diagram of this function is shown in Figure 5. The components R_{SS} and C_{SS} provide a slow ramping voltage on the SHDN/VSS pin to provide a soft-start function.




Figure 3. Inductor Charge Cycle During Burst Mode Operation




Figure 5. Soft-Start Circuitry

APPLICATIONS INFORMATION

COMPONENT SELECTION




Figure 6. Recommended Component Placement. Traces Carrying High Current are Direct. Trace Area at FB and V_C Pins are Kept Low. Lead Length to Battery Should be Kept Short. V_{OUT} and V_{IN} Ceramic Capacitors Close to the IC Pins

Inductor Selection

The high frequency operation of the LTC3441 allows the use of small surface mount inductors. The inductor current ripple is typically set to 20% to 40% of the maximum inductor current. For a given ripple the inductance terms are given as follows:

$$L > \frac{V_{N(MIN)}^2 \cdot (V_{OUT} - V_{N(MIN)}) \cdot 100}{H_1}$$

$$L > \frac{V_{OUT} \cdot (V_{IN(MAX)} - V_{OUT}) \cdot 100}{f \cdot I_{OUT(MAX)} \cdot \%Ripple \cdot V_{N(MAX)}} H$$

where f = operating frequency, Hz

%Ripple = allowable inductor current ripple, %

 $V_{N(MIN)} = \text{minimum input voltage. V}$

$V_{IN(MIN)}$ = minimum input voltage, V
 $V_{IN(MAX)}$ = maximum input voltage, V

 $V_{OUT} = \text{output voltage, V}$

$|V_{OUT}|$ = output voltage, V
 $I_{OUT(MAX)}$ = maximum output load current

For high efficiency, choose an inductor with a high frequency core material, such as ferrite, to reduce core losses. The inductor should have low ESR (equivalent series resistance) to reduce the I^2R losses, and must be able to

Output Capacitor Selection

The bulk value of the capacitor is set to reduce the ripple due to charge into the capacitor each cycle. The steady state ripple due to charge is given by:

$$\% \text{Ripple_Boost} = \frac{I_{\text{OUT(MAX)}} \cdot (V_{\text{OUT}} - V_{\text{IN(MIN)}}) \cdot 100}{C_{\text{OUT}} \cdot V_{\text{OUT}}^2 \cdot f} \%$$

$$\% \text{Ripple_Buck} = \frac{I_{\text{OUT(MAX)}} \cdot (V_{\text{IN(MAX)}} - V_{\text{OUT}}) \cdot 100}{C_{\text{OUT}} \cdot V_{\text{IN(MAX)}} \cdot V_{\text{OUT}} \cdot f} \%$$

where C_{OUT} = output filter capacitor, F

The output capacitance is usually many times larger in order to handle the transient response of the converter. For a rule of thumb, the ratio of the operating frequency to the unity-gain bandwidth of the converter is the amount the output capacitance will have to increase from the above calculations in order to maintain the desired transient response.

The other component of ripple is due to the ESR (equivalent series resistance) of the output capacitor. Low ESR capacitors should be used to minimize output voltage ripple. For surface mount applications, Taiyo Yuden ceramic capacitors, AVX TPS series tantalum capacitors or Sanvco POSCAP are recommended.

SUPPLIER	PHONE	FAX	WEB SITE
Colcraft	(847) 639-6400	(847) 639-1469	www.colcraft.com
Coltronics	(561) 241-7376	(561) 241-9339	www.coltronics.com
Murata	USA: (814) 237-1431 (800) 831-9772	USA: (814) 238-0490	www.murata.com
Sumida	(847) 956-0666	(847) 956-0702	www.japanlink.com/ sumida

APPLICATIONS INFORMATION

Input Capacitor Selection

Since the V_{IN} pin is the supply voltage for the IC it is recommended to place at least a 4.7 μ F, low ESR bypass capacitor.

Table 2. Capacitor Vendor Information

SUPPLIER	PHONE	FAX	WEB SITE
AVX	(803) 448-9411	(803) 448-1943	www.avxcorp.com
Sanyo	(619) 661-6322	(619) 661-1055	www.sanyovideo.com
Taiyo Yuden	(408) 573-4150	(408) 573-4159	www.taiyuden.com

Optional Schottky Diodes

The Schottky diodes across the synchronous switches B and D are not required ($V_{OUT} < 4.3V$), but provide a lower drop during the break-before-make time (typically 15ns) of the NMOS to PMOS transition, improving efficiency. Use a Schottky diode such as an MBRM12013 or equivalent. Do not use ordinary rectifier diodes, since the slow recovery times will compromise efficiency. For applications with an output voltage above 4.3V, a Schottky diode is required from SW2 to V_{OUT} .

Output Voltage < 2.4V

The LTC3441 can operate as a buck converter with output voltages as low as 0.4V. The part is specified at 2.4V minimum to allow operation without the requirement of a Schottky diode. Synchronous switch D is powered from V_{OUT} and the $P_{DS(on)}$ will increase at low output voltages, therefore a Schottky diode is required from SW2 to V_{OUT} to provide the conduction path to the output.

Output Voltage > 4.3V

A Schottky diode from SW to V_{OUT} is required for output voltages over 4.3V. The diode must be located as close to the pins as possible in order to reduce the peak voltage on SW2 due to the parasitic lead and trace inductance.

Input Voltage > 4.5V

For applications with input voltages above 4.5V which could exhibit an overload or short-circuit condition, a 22 Ω /1nF series snubber is required between the SW1 pin and GND. A Schottky diode from SW1 to V_{IN} should also be added as close to the pins as possible. For the higher

input voltages, V_{IN} bypassing becomes more critical; therefore, a ceramic bypass capacitor as close to the V_{IN} and GND pins as possible is also required.

Operating Frequency Selection

Additional quiescent current due to the output switches GATE charge is given by:

$$\text{Buck: } 800e^{-12} \cdot V_{IN} \cdot f$$

$$\text{Boost: } 400e^{-12} \cdot (V_{IN} + V_{OUT}) \cdot f$$

$$\text{Buck/Boost: } f \cdot (1200e^{-12} \cdot V_{IN} + 400e^{-12} \cdot V_{OUT})$$

where f = switching frequency

Closing the Feedback Loop

The LTC3441 incorporates voltage mode PWM control. The control to output gain varies with operation region (Buck, Boost, Buck/Boost), but is usually no greater than 15. The output filter exhibits a double pole response is given by:

$$f_{\text{FILTER_POLE}} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{OUT}}} \text{ Hz}$$

where C_{OUT} is the output filter capacitor.

The output filter zero is given by:

$$f_{\text{FILTER_ZERO}} = \frac{1}{2 \cdot \pi \cdot R_{ESR} \cdot C_{OUT}} \text{ Hz}$$

where R_{ESR} is the capacitor equivalent series resistance.

A troublesome feature in Boost mode is the right-half plane zero (RHP), and is given by:

$$f_{\text{RHPZ}} = \frac{V_{IN}^2}{2 \cdot \pi \cdot I_{OUT} \cdot L \cdot V_{OUT}} \text{ Hz}$$

The loop gain is typically rolled off before the RHP zero frequency.

A simple Type I compensation network can be incorporated to stabilize the loop but at a cost of reduced bandwidth and slower transient response. To ensure proper phase margin, the loop requires to be crossed over a decade before the LC double pole.

APPLICATIONS INFORMATION

The unity-gain frequency of the error amplifier with the Type I compensation is given by:

$$f_{UG} = \frac{1}{2 \cdot \pi \cdot R_1 \cdot C_{P1}} \text{ Hz}$$

Most applications demand an improved transient response to allow a smaller output filter capacitor. To achieve a higher bandwidth, Type III compensation is required. Two zeros are required to compensate for the double-pole response.

$$f_{\text{POLE1}} \approx \frac{1}{2 \cdot \pi \cdot 32e^3 \cdot R_1 \cdot C_{P1}} \text{ Hz}$$

Which is extremely close to DC

$$f_{\text{ZERO1}} = \frac{1}{2 \cdot \pi \cdot R_2 \cdot C_{P1}} \text{ Hz}$$

$$f_{\text{ZERO2}} = \frac{1}{2 \cdot \pi \cdot R_1 \cdot C_{Z1}} \text{ Hz}$$

$$f_{\text{POLE2}} = \frac{1}{2 \cdot \pi \cdot R_2 \cdot C_{P2}} \text{ Hz}$$




Figure 7. Error Amplifier with Type I Compensation




Figure 8. Error Amplifier with Type III Compensation





Figure 9. Fast Transient Response Compensation for Step Load or Mode Change


Pin Configuration

Figure 1. Pinning



Pin Description

Pin	Symbol	Function
1	GND	Ground
2	OUTPUT	Data output
3	OE	Data output enable
4	INPUT	Data input
5	MS	Mode select coil 1: common mode/differential mode
6	CFE	Carrier frequency enable
7	DGND	Driver ground
8	COIL2	Coil driver 2
9	COIL1	Coil driver 1
10	VEXT	External power supply
11	DVS	Driver supply voltage
12	VBatt	Battery voltage
13	STANDBY	Standby input
14	VS	Internal power supply (5 V)
15	RF	Frequency adjustment
16	HIFASS	DC decoupling



Read/Write Base Station

U2270B

Features

- Carrier Frequency f_{osc} 100 kHz - 150 kHz
- Typical Data Rate up to 5 kbaud at 125 kHz
- Suitable for Manchester and Bi-phase Modulation
- Power Supply from the Car Battery or from 5-V Regulated Voltage
- Optimized for Car Immobilizer Applications
- Tuning Capability
- Microcontroller-compatible Interface
- Low Power Consumption in Standby Mode
- Power-supply Output for Microcontroller

Applications


- Car Immobilizers
- Animal Identification
- Access Control
- Process Control

Description

The U2270B is an IC for ID/C[®] read/write base stations in contactless identification and immobilizer systems.

The IC incorporates the energy-transfer circuit to supply the transponder. It consists of an on-chip power supply, an oscillator and a coil driver optimized for automotive-specific distances. It also includes all signal-processing circuits which are necessary to transform the small input signal into a microcontroller-compatible signal.

System Block Diagram



Tournez la page S.V.P.